

# IS24C01B/02B

# 2-WIRE (I<sup>2</sup>C)

# 1K-bit/2K-bit

# **SERIAL EEPROM**



# TABLE OF CONTENTS

Features	.3
Description	3
Functional Block Diagram	4
Pin Configuration & Description	.5
Device Operations	6
Absolute Maximum Ratings	14
DC Characteristics	.14
AC Characteristics	.15
Ordering Information	.16
Packaging Information	.17

# IS24C01B IS24C02B



# 1K-bit/2K-bit 2-WIRE SERIAL CMOS EEPROM

# FEATURES

- Two-Wire Serial Interface, I<sup>2</sup>C<sup>™</sup> compatible
  Bi-directional data transfer protocol
- Wide Voltage Operation
  - Vcc = 1.8V to 5.5V
- 400 KHz (2.5V) and 1 MHz (5.0V) compatibility
- Low Power
  - Standby Current: 1 µA or less (1.8V)
  - Read Current: 2 mA or less (5.0V)
  - Write Current: 3 mA or less (5.0V)
- Hardware Data Protection
  - Write Protect Pin
- Sequential Read Feature
- Filtered Inputs for Noise Suppression
- Self time write cycle with auto clear 5 ms max. @ 2.5V
- Memory Organization:
  - IS24C01B: 128x8 (1K bits)
  - IS24C02B: 256x8 (2K bits)
- 8-Byte Page Write Buffer
- High Reliability
  - Endurance: 1,000,000 Cycles
  - Data Retention: 100 Years
- Industrial temperature grade
- Packages: SOIC/SOP, TSSOP, PDIP, DFN, and CSP

# DESCRIPTION

The IS24C01B and IS24C02B are EEPROM devices that use the industrial standard 2-wire,  $l^2C$ , interface for communications. The IS24C01B and IS24C02B contain a memory array of 1K-bits (128 x 8) and 2K-bits (256 x 8), respectively. Each device is organized into 8 byte pages for page write mode.


This EEPROM operates in a wide voltage range of 1.8V to 5.5V to be compatible with most application voltages. ISSI designed this device family to be a practical, low-power 2-wire EEPROM solution. The devices are offered in lead-free, RoHS, halogen free or Green. The available package types are 8-pin SOIC, TSSOP, PDIP, DFN, and CSP.

The IS24C01B/02B maintains compatibility with the popular 2-wire bus protocol, so it is easy to use in applications implementing this bus type. The simple bus consists of the Serial Clock wire (SCL) and the Serial Data wire (SDA). Using the bus, a Master device such as a microcontroller is usually connected to one or more Slave devices such as this device. The bit stream over the SDA line includes a series of bytes, which identifies a particular Slave device, an instruction, an address within that Slave device, and a series of data, if appropriate. The IS24C01B/02B has a Write Protect pin (WP) to allow blocking of any write instruction transmitted over the bus.

Copyright © 2008 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for critical medical or surgical equipment, aerospace systems, or for other applications planned to support or sustain life. It is the customer's obligation to optimize the design in their own products for the best performance and optimization on the functionality and etc. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and prior placing orders for products.




# FUNCTIONAL BLOCK DIAGRAM






# **PIN CONFIGURATION**

# 8-Pin SOIC, TSSOP, PDIP





# **PIN DESCRIPTIONS**

A0-A2	Address Inputs
SDA	Serial Address/Data I/O
SCL	Serial Clock Input
WP	Write Protect Input
Vcc	Power Supply
GND	Ground

#### SCL

This input clock pin is used to synchronize the data transfer to and from the device.

#### SDA

The SDA is a Bi-directional pin used to transfer addresses and data into and out of the device. The SDA pin is an open drain output and can be wire-Or'ed with other open drain or open collector outputs. The SDA bus *requires* a pullup resistor to Vcc.

#### A0, A1, A2

The A0, A1 and A2 are the device address inputs. The IS24C01B/02B uses the A0, A1, and A2 for hardware addressing and a total of 8 devices may be used on a single bus system. When the A0, A1, or A2 inputs are left floating, the input internally defaults to zero.

#### WP

WP is the Write Protect pin. If the WP pin is tied to Vcc on the EEPROM, the entire array becomes Write Protected (Read only). When WP is tied to GND or left floating normal read/write operations are allowed to the device.



# **DEVICE OPERATION**

IS24C01B/02B features serial communication and supports a bi-directional 2-wire bus transmission protocol called  $I^2C^{TM}$ .

# 2-WIRE BUS

The two-wire bus is defined as a Serial Data line (SDA), and a Serial Clock line (SCL). The protocol defines any device that sends data onto the SDA bus as a transmitter, and the receiving devices as receivers. The bus is controlled by Master device that generates the SCL, controls the bus access, and generates the Stop and Start conditions. The IS24C01B/02B is the Slave device on the bus.

### The Bus Protocol:

- Data transfer may be initiated only when the bus is not busy
- During a data transfer, the SDA line must remain stable whenever the SCL line is high. Any changes in the SDA line while the SCL line is high will be interpreted as a Start or Stop condition.

The state of the SDA line represents valid data after a Start condition. The SDA line must be stable for the duration of the High period of the clock signal. The data on the SDA line may be changed during the Low period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a Start condition and terminated with a Stop condition.

# **Start Condition**

The Start condition precedes all commands to the device and is defined as a High to Low transition of SDA when SCL is High. The EEPROM monitors the SDA and SCL lines and will not respond until the Start condition is met.

# **Stop Condition**

The Stop condition is defined as a Low to High transition of SDA when SCL is High. All operations must end with a Stop condition.

# Acknowledge (ACK)

After a successful data transfer, each receiving device is required to generate an ACK. The Acknowledging device pulls down the SDA line.

#### Reset

The IS24C01B/02B contains a reset function in case the 2-wire bus transmission is accidentally interrupted (eg. a power loss), or needs to be terminated mid-stream. The reset is caused when the Master device creates a Start condition. To do this, it may be necessary for the Master device to monitor the SDA line while cycling the SCL up to nine times. (For each clock signal transition to High, the Master checks for a High level on SDA.)

### **Standby Mode**

Power consumption is reduced in standby mode. The IS24C01B/02B will enter standby mode: a) At Power-up, and remain in it until SCL or SDA toggles; b) Following the Stop signal if a no write operation is initiated; or c) Following any internal write operation.

# DEVICE ADDRESSING

The Master begins a transmission by sending a Start condition. The Master then sends the address of the particular Slave devices it is requesting. The Slave device (Fig. 5) address is 8 bits.

The four most significant bits of the Slave device address are fixed as 1010 for the IS24C01B/02B.

The next three bits of the Slave address are specific for each of the EEPROM. The bit values enable access to multiple memory blocks or multiple devices.

The IS24C01B/02B uses the three bits A0, A1, and A2 in a comparison with the hard-wired input values on the A0, A1, and A2 pins. Up to eight units may share the 2-wire bus.

The last bit of the Slave address specifies whether a Read or Write operation is to be performed. When this bit is set to 1, a Read operation is selected, and when set to 0, a Write operation is selected.

After the Master transmits the Start condition and Slave address byte (Fig. 5), the appropriate 2-wire Slave (eg. IS24C02B) will respond with ACK on the SDA line. The Slave will pull down the SDA on the ninth clock cycle, signaling that it received the eight bits of data. The selected EEPROM then prepares for a Read or Write operation by monitoring the bus.

### WRITE OPERATION

#### **Byte Write**

In the Byte Write mode, the Master device sends the Start condition and the Slave address information (with the R/W set to Zero) to the Slave device. After the Slave generates an ACK, the Master sends the byte address that is to be written into the address pointer of the IS24C01B/02B. After receiving another ACK from the Slave, the Master device transmits the data byte to be written into the address memory location. The IS24C01B/02B acknowledges once more and the Master generates the Stop condition, at which time the device begins its internal programming cycle. While this internal cycle is in progress, the device will not respond to any request from the Master device.

# **Page Write**

The IS24C01B/02B is capable of 8-byte Page-Write operation. A Page-Write is initiated in the same manner as a Byte Write, but instead of terminating the internal Write cycle after the first data word is transferred, the Master device can transmit up to 7 more bytes. After the receipt of each data word, the EEPROM responds immediately with an ACK on SDA line, and the three lower order data word address bits are internally incremented by one, while the higher order bits of the data word address remain constant. If a byte address is incremented from the last byte of a page, it returns to the first byte of that page. If the Master device should transmit more than 8 bytes prior to issuing the Stop condition, the address counter will "roll over," and the previously written data will be overwritten. Once all 8 bytes are received and the Stop condition has been sent by the Master, the internal programming cycle begins. At this point, all received data is written to the IS24C01B/02B in a single Write cycle. All inputs are disabled until completion of the internal Write cycle.

# Acknowledge (ACK) Polling

The disabling of the inputs can be used to take advantage of the typical Write cycle time. Once the Stop condition is issued to indicate the end of the host's Write operation, the IS24C01B/02B initiates the internal Write cycle. ACK polling can be initiated immediately. This involves issuing the Start condition followed by the Slave address for a Write operation. If the EEPROM is still busy with the Write operation, no ACK will be returned. If the IS24C01B/02B has completed the Write operation, an ACK will be returned and the host can then proceed with the next Read or Write operation.



# **READ OPERATION**

Read operations are initiated in the same manner as Write operations, except that the  $(R/\overline{W})$  bit of the Slave address is set to "1". There are three Read operation options: current address read, random address read and sequential read.

#### **Current Address Read**

The IS24C01B/02B contains an internal address counter which maintains the address of the last byte accessed, incremented by one. For example, if the previous operation is either a Read or Write operation addressed to the address location n, the internal address counter would increment to address location n+1. When the EEPROM receives the Slave Addressing Byte with a Read operation (R/W bit set to "1"), it will respond an ACK and transmit the 8-bit data byte stored at address location n+1. The Master should not acknowledge the transfer but should generate a Stop condition so the IS24C01B/02B discontinues transmission. If 'n' is the last byte of the memory, the data from location '0' will be transmitted. (Refer to Figure 8. Current Address Read Diagram.)

# **Random Address Read**

Selective Read operations allow the Master device to select at random any memory location for a Read operation. The Master device first performs a 'dummy' Write operation by sending the Start condition, Slave address and byte address of the location it wishes to read. After the IS24C01B/02B acknowledges the byte address, the Master device resends the Start condition and the Slave address, this time with the R/ $\overline{W}$  bit set to one. The EEPROM then responds with its ACK and sends the data requested. The Master device does not send an ACK but will generate a Stop condition. (Refer to Figure 9. Random Address Read Diagram.)


#### **Sequential Read**

Sequential Reads can be initiated as either a Current Address Read or Random Address Read. After the IS24C01B/02B sends the initial byte sequence, the Master device now responds with an ACK, indicating it requires additional data from the IS24C01B/02B. The EEPROM continues to output data for each ACK received. The Master device terminates the sequential Read operation by pulling SDA High (no ACK) indicating the last data word to be read, followed by a Stop condition.


The data output is sequential, with the data from address n followed by the data from address n+1,n+2 ... etc. The address counter increments by one automatically, allowing the entire memory contents to be serially read during sequential Read operation. When the memory address boundary of 127 or 255 (depending on the device) is reached, the address counter "rolls over" to address 0, and the device continues to output data. (Refer to Figure 10. Sequential Read Diagram).




#### FIGURE 1. TYPICAL SYSTEM BUS CONFIGURATION



#### FIGURE 2. OUTPUT ACKNOWLEDGE




#### FIGURE 3. START AND STOP CONDITIONS







#### FIGURE 4. DATA VALIDITY PROTOCOL



#### FIGURE 5. SLAVE ADDRESS




#### **FIGURE 6. BYTE WRITE**




\* = Don't care bit for IS24C01B




#### FIGURE 7. PAGE WRITE



#### FIGURE 8. CURRENT ADDRESS READ




#### FIGURE 9. RANDOM ADDRESS READ



\* = Don't care bit for IS24C01B



#### FIGURE 10. SEQUENTIAL READ





# **AC WAVEFORMS**

# Figure 11. Bus Timing





Figure 12. Write Cycle Timing





#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	–0.5 to +6.5	V
VP	Voltage on Any Pin	-0.5 to Vcc + 0.5	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-65 to +150	°C
Ιουτ	Output Current	5	mA

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### DC ELECTRICAL CHARACTERISTICS

Industrial (TA =  $-40^{\circ}C$  to  $+85^{\circ}C$ )

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vol1	Output Low Voltage	Vcc = 1.8V, IoL = 0.15 mA	—	0.2	V
Vol2	Output Low Voltage	Vcc = 2.5V, $IoL = 3 mA$	—	0.4	V
Vih	Input High Voltage		Vcc x 0.7	Vcc + 0.5	V
VIL	Input Low Voltage		-1.0	Vcc x 0.3	V
lu	Input Leakage Current	VIN = Vcc max.	—	3	μA
Ilo	Output Leakage Current			3	μA

Notes: VIL min and VIH max are reference only and are not tested.

#### **POWER SUPPLY CHARACTERISTICS**

Industrial (T<sub>A</sub> =  $-40^{\circ}$ C to  $+85^{\circ}$ C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lcc1	Operating Current	Read at 400 KHz (Vcc = 5V)	—	2.0	mA
Icc2	Operating Current	Write at 400 KHz (Vcc = 5V)	—	3.0	mA
ISB1	Standby Current	Vcc = 1.8V	_	1	μA
ISB2	Standby Current	Vcc = 2.5V		2	μA
ISB3	Standby Current	Vcc = 5.0V		6	μA

#### CAPACITANCE<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0V$	6	pF
Соит	Output Capacitance	Vout = 0V	8	pF

#### Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{CC} = 5.0V$ .



# AC ELECTRICAL CHARACTERISTICS

Industrial (T<sub>A</sub> =  $-40^{\circ}C$  to  $+85^{\circ}C$ )

		$1.8V \le Vcc < 2.5V$		<b>2.5V</b> ≤ <sup>7</sup>	$\textbf{2.5V} \leq \textbf{Vcc} < \textbf{4.5V}$		$4.5V \leq Vcc \leq 5.5V^{(1)}$		
Symbol	Parameter <sup>(2)</sup>	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
fscl	SCL Clock Frequency	0	100	0	400	0	1000	KHz	
Т	Noise Suppression Time <sup>(1)</sup>	_	100		50		50	ns	
t∟ow	Clock Low Period	4.7	_	1.2	_	0.6	_	μs	
tніgн	Clock High Period	4	_	0.6	_	0.4	_	μs	
<b>t</b> BUF	Bus Free Time Before New Transmission	<sup>(1)</sup> 4.7	_	1.2	_	0.5	_	μs	
tsu:sta	Start Condition Setup Time	4	_	0.6	_	0.25	_	μs	
tsu:sto	Stop Condition Setup Time	4	_	0.6	_	0.25	_	μs	
thd:sta	Start Condition Hold Time	4	_	0.6	_	0.25	_	μs	
thd:sto	Stop Condition Hold Time	4	_	0.6	_	0.25	_	μs	
tsu:dat	Data In Setup Time	100	_	100	_	100	_	ns	
thd:dat	Data In Hold Time	0	_	0	_	0	_	ns	
tsu:wp	WP pin Setup Time	4	_	0.6	_	0.6	_	μs	
thd:wp	WP pin Hold Time	4.7	_	1.2	_	1.2	_	μs	
tDH	Data Out Hold Time (SCL Low to SDA Data Out Change)	100	_	50	—	50	_	ns	
taa	Clock to Output (SCL Low to SDA Data Out Valid)	100	3500	50	900	50	400	ns	
tR	SCL and SDA Rise Time <sup>(1)</sup>	_	1000		300		300	ns	
t⊧	SCL and SDA Fall Time <sup>(1)</sup>	—	300		300		100	ns	
twR	Write Cycle Time	_	10		5		5	ms	

#### Note:

1. This parameter is characterized but not 100% tested.

2. The timing is referenced to half Vcc level.



### **ORDERING INFORMATION**

#### Industrial Range\*: -40°C to +85°C

Voltage Range	Part Number*	Package Type* (8-pin)
1.8V to 5.5V	IS24C01B-2GLI	150-mil SOIC (JEDEC)
	IS24C01B-2ZLI	3 x 4.4 mm TSSOP
	IS24C01B-2PLI	300-mil PDIP
	IS24C01B-2CLI	CSP
1.8V to 5.5V	IS24C02B-2GLI	150-mil SOIC (JEDEC)
	IS24C02B-2ZLI	3 x 4.4 mm TSSOP
	IS24C02B-2PLI	300-mil PDIP
	IS24C02B-2DLI-TR	2 x 3 mm DFN
	IS24C02B-2CLI	CSP

1. Contact ISSI Sales Representatives for availability and other information.


2. Most listed part numbers are packed in tube, except DFN. DFN is only offered in "-TR".

3. For tape and reel, add "-TR" at the end of the P/N.

- 4. Refer to ISSI website for related declaration document on lead free, RoHS, halogen free, or Green, whichever is applicable.
- 5. ISSI offers Industrial grade for Commercial applications (0°C to +70°C).








#### Integrated Silicon Solution, Inc. — www.issi.com Rev. E 11/10/08



# Thin Shrink Small Outline TSSOP Package Code: Z (8 pin, 14 pin)




TSSOP (Z)					
Ref. Std.		JEDEC	MO-153		
No. Leads	S	8	}		
	Millim	eters	Inch	nes	
Symbol	Min	Max	Min	Max	
Α	_	1.20	_	0.047	
A1	0.05	0.15	0.002	0.006	
A2	0.80	1.05	0.032	0.041	
В	0.19	0.30	0.007	0.012	
С	0.09	0.20	0.004	0.008	
D	2.90	3.10	0.114	0.122	
E1	4.30	4.50	0.169	0.177	
E	E 6.40 BSC 0.252 E		2 BSC		
е	0.65 BSC		0.02	6 BSC	
L	0.45	0.75	0.018	0.030	
α	_	8°	—	8°	

TSSOP (Z)						
Ref. Std.	Ref. Std. JEDEC MO-153					
No. Leads	6	14	4			
	Millim	eters	Inch	es		
Symbol	Min	Max	Min	Max		
A	_	1.20	_	0.047		
A1	0.05	0.15	0.002	0.006		
A2	0.80	1.05	0.031	0.041		
В	0.19	0.30	0.007	0.012		
С	0.09	0.20	0.0035	0.008		
D	4.90	5.10	0.193	0.201		
E1	4.30	4.50	0.170	0.177		
E	6.40	BSC	0.25	2 BSC		
е	0.65 BSC		0.02	6 BSC		
L	0.45	0.75	0.0177	0.0295		
α	—	8°	_	8°		



# 300-mil Plastic DIP Package Code: N,P





# Dual Flat No-Lead Package Code: D (8-pad)

